Introduction {#Sec1}
============

With the scaling down of transistor, the integration level of integrated circuit (IC) is continuous growing. An accompanying power dissipation problem is urgent to be solved. In order to circumvent this problem, the operation voltage of the transistor should be reduced \[[@CR1]\]. The subthreshold swing (SS) of MOSFET cannot be below 60 mV/decade at room temperature, which restricts the reduction of threshold voltage *V*~TH~ and supply voltage *V*~DD~ \[[@CR2]\]. Many efforts have been devoted to the research and the development of devices with novel transport and switching mechanisms to beat the Boltzmann limit, including negative capacitance field-effect transistor (NCEFT) \[[@CR3], [@CR4]\], resistive gate FET \[[@CR5]\], nano-electro mechanical FET (NEMFET) \[[@CR6], [@CR7]\], impact ionization metal-oxide-semiconductor (I-MOS) \[[@CR8], [@CR9]\], and tunneling FET \[[@CR10], [@CR11]\]. Among them, NCFET has aroused much attention because it can achieve a steep SS without losing the drive current \[[@CR12]--[@CR15]\]. Doped HfO~2~ (e.g., HfZrO~*x*~ (HZO) and HfSiO~*x*~) has been widely used in NCFETs \[[@CR4], [@CR16], [@CR17]\]; it is compatible with the CMOS process \[[@CR18]\]. A theoretical study has shown that the undesired hysteresis occurs due to unmatched ferroelectric capacitance *C*~FE~ to underlying MOS capacitance *C*~MOS~ in NCFET \[[@CR19]\]. However, the effect of matching between *C*~FE~ and *C*~MOS~ on the electrical characteristics of NCFETs is still a concern in the experiments.

In this work, the electrical characteristics of NC Ge FETs with different MOS capacitances are studied based on the different matching between *C*~FE~ and *C*~MOS~. Although SS less than 60 mV/decade does not appear, the hysteresis-free transfer characteristics and better electrical properties are obtained. Apparent peaks of *C*~FE~ versus *V*~FE~ curves demonstrate NC effect of HZO based NCFETs. The better matching of *C*~FE~ and *C*~MOS~ contributes to steeper SS and higher on current, which is beneficial to the logic applications.

Methods {#Sec2}
=======

The key fabrication process of Ge NCFETs is shown in Fig. [1](#Fig1){ref-type="fig"}a. Four-inch n-Ge(001) wafers with a resistivity of 0.088--0.14 Ω·cm were used as the starting substrates. After pre-gate cleaning, Ge wafers were loaded into an ultra-high vacuum chamber for surface passivation using Si~2~H~6~. Two passivation durations of 40 and 60 min were used. Then, TaN/HZO/TaN/HfO~2~ stack was deposited. The thicknesses of the HfO~2~ dielectric layer and HZO FE layer are 4.35 and 4.5 nm, respectively. After gate patterning and etching, source/drain (S/D) regions were implanted using boron ions (B^+^) at an energy of 30 keV and a dose of 1 × 10^15^ cm^−2^. S/D metal Nickel was formed using a lift-off process. Finally, rapid thermal annealing at 450 °C for 30 s was carried out. Control MOSFET with TaN/HfO~2~ stack was also fabricated. Figures [1](#Fig1){ref-type="fig"}b and c show the schematics of fabricated NCFET and control MOSFET, respectively. The internal metal gate in the fabricated NCFET counterbalances the potential at the channel surface, which is called the MFMIS structure.Fig. 1**a** Key process steps of fabricated NC devices. The schematics of the fabricated **b** NCFET and **c** control MOSFET

Results and Discussion {#Sec3}
======================

Figure [2](#Fig2){ref-type="fig"}a plots the measured *I*~DS~-*V*~GS~ curves of a pair of NCFET and control MOSFET with 40 min surface passivation. Both devices have a gate length *L*~G~ of 3.5 μm. The NC device with 40 min passivation has a significantly improved *I*~DS~ than the control MOSFET. The transfer curves of NCFET exhibit a non-hysteretic feature. Point SS versus *I*~DS~ curves in Fig. [2](#Fig2){ref-type="fig"}b show that the NC transistor has improved SS over the control device, although SS of sub-60 mV/decade does not appear. Figure [2](#Fig2){ref-type="fig"}c shows that NC transistor obtains a significantly boosted linear transconductance *G*~m~ over the control device at *V*~DS~ of − 0.05 V. Figure [3](#Fig3){ref-type="fig"} compares the electrical performances of NCFET and control MOSFET with surface passivation for 60 min. Similarly, the *I*~DS~, point SS and *G*~m~ of NCFET are superior to that of control MOSFET.Fig. 2**a** The measured *I*~DS~-*V*~GS~ curves of the NCFET and control MOSFET with 40 min passivation. Comparison of **b** point SS versus *I*~DS~ and **c** *G*~m~ characteristics between NC FET and control MOSFETFig. 3**a** The measured *I*~DS~-*V*~GS~ curves of the NCFET and control MOSFET with 60 min passivation. Comparison of **b** point SS versus *I*~DS~ and **c** *G*~m~ characteristics between NCFET and control MOSFET

Figure [4](#Fig4){ref-type="fig"}a shows the statistical results of the drive current of NCFETs and control MOSFETs at *V*~DS~ of − 0.05 V and *V*~GS~-*V*~TH~ = − 1.0 V. NCFETs demonstrate 18.7% and 35.6% improvement in *I*~DS~ for the 60 min and 40 min surface passivation, respectively, in comparison with the control devices. It is speculated that the NCFETs passivated for 40 min have a better matching between *C*~MOS~ and *C*~FE~ over the NC devices with 60 min. Figure [4](#Fig4){ref-type="fig"}b shows that NCFETs obtain 26.4% and 51.3% improvement in maximum transconductance *G*~m,max~ for 60 min and 40 min surface passivation, respectively, in comparison with the control devices. It is seen that the control MOSFETs with surface passivation for 40 min have a higher *I*~DS~ and *G*~m,max~ than the devices passivated for 60 min, which is due to the larger *C*~MOS~ induced by the smaller equivalent oxide thickness (*E*~OT~). The internal metal gate provides an equipotential plane; the device can be equivalently modeled as a capacitive voltage divider. The total capacitance *C*~G~ is a series of *C*~FE~ and *C*~MOS~. The internal gate voltage is amplified owing to the NC effect. The internal voltage amplification coefficient *β* =  ∣ *C*~*FE*~ ∣ / ∣ *C*~*FE*~ ∣  − *C*~*MOS*~ gets the maximum when \|*C*~MOS~\| = \|*C*~FE~\| \[[@CR20], [@CR21]\]. Achieving the optimized matching of *C*~FE~ and *C*~MOS~ is the prerequisite of the improvement of on current.Fig. 4The statistical **a** *I*~DS~ and **b** *G*~m~ results of NCFETs and control MOSFETs with 40 and 60 min passivation durations

The extracted *V*~int~ versus gate voltage *V*~GS~ curves are shown in Fig. [5](#Fig5){ref-type="fig"}a. *V*~int~ of NC transistor can be extracted on account of the hypothesis that *I*~DS~-*V*~int~ curve of NC transistor is exactly identical with *I*~DS~-*V*~GS~ curve of the control device. The internal voltage amplification coefficient *dV*~int~/*dV*~GS~ is shown in Fig. [5](#Fig5){ref-type="fig"}b. d*V*~int~/d*V*~GS~ \> 1 is achieved in the wide sweeping range of *V*~GS~ for the NCFET with 40 min surface passivation, contributing to a steeper SS than the control device during the measuring process, which is due to the local polarization switching \[[@CR22]\]. It is consistent with the aforementioned results in Fig. [2](#Fig2){ref-type="fig"}b. For the NCFET with 60 min passivation, the internal voltage amplification coefficient d*V*~int~/d*V*~GS~ \> 1 is achieved during the range of *V*~GS~ \< 0 V for the double sweeping of *V*~GS~, which is in agreement with the elevated SS in Fig. [3](#Fig3){ref-type="fig"}b.Fig. 5**a** Extracted *V*~int~ as a function of *V*~GS~ curves. **b** The internal voltage amplification coefficient versus *V*~GS~ curves

Figure [6](#Fig6){ref-type="fig"}a shows the extracted *C*~MOS~ versus *V*~GS~ curves for NC transistor, which is relying on the *V*~int~-*V*~GS~ in Fig. [5](#Fig5){ref-type="fig"}a and the *C*~G~-*V*~GS~ curves of control MOSFETs. The extracted *C*~MOS~ is in good agreement with the measured *C*~G.~ Hence, the validity of the calculation method is demonstrated. The *C*~FE~ and *C*~MOS~ versus *V*~FE~ curves are depicted in Fig. [6](#Fig6){ref-type="fig"}b. From the initiation of NC effect, the absolute value of negative *C*~FE~ of the transistor exceeds *C*~MOS~ for double sweeping of *V*~GS~ all the time in Fig. [6](#Fig6){ref-type="fig"}b. \|*C*~FE~\| \> *C*~MOS~ and *C*~FE~ \< 0 can cause hysteresis-free characteristics, and the matching of *C*~MOS~ and *C*~FE~ is beneficial to the logic applications \[[@CR23], [@CR24]\]. Hysteresis-free characteristics in Figs. [2a](#Fig2){ref-type="fig"} and [3a](#Fig3){ref-type="fig"} are observed attributed to all the domain matching and inhibited charge trapping \[[@CR25]\]. The stable polarization switching is responsible for the non-hysteretic characteristics \[[@CR26]\]. Furthermore, the large internal gate gain d*V*~int~/d*V*~G~ \> 1 is ascribed to the slight discrepancy between \|*C*~FE~\| and *C*~MOS~ in the subthreshold region, resulting in the steep SS of NC device. Meanwhile, there is a better matching between *C*~FE~ and *C*~MOS~ for the NCFET with 40 min passivation than the NCFET with 60 min passivation. Thus, this provides direct evidence to indicate that the NCFET with 40 min passivation possesses a better electrical performance than the NCFET with 60 min passivation. The FE polarization changes the *V*~FE~; hence the charge of FE varies. The total charge multiplies, which is attributed to the FE polarization besides the increment of *V*~GS~. In other words, for the given *V*~GS~, the charge in the channel increases so the *I*~DS~ improves. As a consequence, the steep SS of transfer characteristic appears in the experiments.Fig. 6**a** Measured *C*~G~ and extracted *C*~MOS~ as a function of *V*~GS~. **b** *C*~FE~ and *C*~MOS~ versus *V*~FE~ curves

Conclusions {#Sec4}
===========

The hysteresis-free transfer characteristics are obtained for the NCFETs with 40 and 60 min passivation. NC Ge pFETs with 40 min passivation have better electrical characteristics than the NC device with 60 min passivation in experiments. We also demonstrate the NC effect of HZO based NCFETs. For NCFETs, the steep SS and d*V*~int~/d*V*~GS~ \> 1 are obtained. The NCFET with 40 min passivation has achieved a good matching between *C*~FE~ and *C*~MOS~, which contributes to the non-hysteretic characteristics. The different NC behaviors are considered to be related to the microscopic domain wall switching in the FE thin films.
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